ID:10042 Verilog HDL error at <location>: ports in concatenation have different directions

CAUSE: In a Module Declaration at the specified location in a Verilog Design File (.v), you specified a port expression using a concatenation, but some of the ports in the concatenation have different directions.

ACTION: Make sure all ports in the concatenation have the same direction.