ID:10061 Verilog HDL Case Statement error at <location>: cannot specify more than one default case item

CAUSE: In a Case Statement at the specified location in a Verilog Design File (.v), you specified more than one default case item.

ACTION: Remove the extra default case items from the Case Statement until it contains no more than one default case item.