ID:10046 Verilog HDL error at <location>: generated variable "<name>" cannot have assignment

CAUSE: In a Verilog Design File (.v) at the specified location, you attempted to make an assignment to a generated variable, but you cannot make assignments to generated variables.

ACTION: Remove the assignment to the generated variable.