ID:10082 Verilog HDL syntax error at <location>: illegal character '<character>' in UDP table

CAUSE: In a Verilog Design File (.v) at the specified location, you used a user-defined primitive (UDP) declaration; however, the UDP table contains one or more illegal characters.

ACTION: Make sure the UDP table contains no illegal characters.