ID:10643 Verilog HDL Macro Definition error: illegal macro parameters "<text>" for macro "<name>"

CAUSE: You specified illegal parameters for a macro definition on the command line or in the Analysis & Synthesis Settings.

ACTION: Use legal characters and correct syntax for variables, numbers, and other text in Verilog macro parameters.