ID:10509 Verilog HDL error at <location>: start or stop address isn't within the declared range [<number>:<number>] of memory <string>

CAUSE: Quartus Prime Integrated Synthesis generated the specified error message for the specified location in a Design File.

ACTION: Fix the problem identified by the message text. A future version of the Quartus Prime software will provide more extensive Help for this error message.