ID:11229 Verilog HDL error at <location>: configuration with multiple designs cannot be instantiated.

CAUSE: Quartus Prime Integrated Synthesis generated the specified error message for the specified location in a design file.

ACTION: Fix the problem identified by the message text. A future version of the Quartus Prime software will provide more extensive help for this error message.