ID:13427 Verilog HDL Gate Instantiation error at <location>: unconnected terminal in instantiation of this gate

CAUSE: In a Gate Instantiation at the specified location in a Verilog Design File (.v), you instantiated the specified gate but left one of the terminals unconnected. This error could also be caused by accidentally using two commas instead of one.

ACTION: Connect all the terminals in the Gate Instantiation, and remove any accidental duplicate commas.