ID:13309 Verilog HDL Compiler Directive error at <location>: text macro "<name>" is same as predefined text macro

CAUSE: In a Text Macro Definition at the specified location in a Verilog Design File (.v), you defined a text macro name that is the same name as a predefined text macro.

ACTION: Define the text macro using a different name.