ID:13340 Verilog HDL error at <location>: illegal bit-wise unary operation on real number

CAUSE: In a Verilog Design File (.v) at the specified location, you used a bit-wise unary operator in a real number expression; however, bit-wise operators are not supported for real number expressions.

ACTION: Edit the design to use an integer or reg variable type if you require bit-wise operations.