ID:13444 Verilog HDL Declaration error at <location>: array has more than 2**<number> bits

CAUSE: In a Verilog Design File (.v) at the specified location, you declared an array with more than 2**28 bits. Quartus Prime Integrated Synthesis does not support arrays with more than 2**28 bits.

ACTION: Reduce the bit size of the array.