ID:13365 Verilog HDL Macro Definition syntax error at <location>: illegal character in macro parameter near "<name>"

CAUSE: In a Macro Definition at the specified location in a Verilog Design File (.v), you specified parameters for a macro, but the macro parameter contains illegal characters.

ACTION: Make sure you use legal characters and correct syntax for variables, numbers, and other text in the macro parameters.