ID:17197 Verilog HDL error at <location>: cannot re-specify direction for signal <string> to <string> because it was specified as input

CAUSE: Quartus Prime Integrated Synthesis generated the specified error message for the specified location in a Design File.

ACTION: Fix the problem identified by the message text. A future version of the Quartus Prime software will provide more extensive Help for this error message.