ID:16938 Verilog HDL error at <location>: number of loop variables in the FOREACH loop are more than the array dimensions

CAUSE: Quartus Prime Integrated Synthesis generated the specified error message for the specified location in a Design File.

ACTION: Fix the problem identified by the message text. A future version of the Quartus Prime software will provide more extensive Help for this error message.