ID:13594 SystemVerilog error at <location>: named block "<name>" cannot have a statement label or vice-versa.

CAUSE: In a block declaration at the specified location SystemVerilog Design File (.sv), you used both a statement label and a block name. SystemVerilog does not allow these features to be used together.

ACTION: Remove the statement label and maintain the block name.