ID:288008 WYSIWYG primitive port "<name>" with one bit cannot be connected to signal with multiple bits

CAUSE: In a Module Instantiation port connection in the WYSIWYG primitive to a vector signal. You cannot connect a port with one bit to a signal with more than one bit. This error may also have occurred if you created or edited a VQM File manually.

ACTION: Make sure the port with one bit in the WYSIWYG primitive connects only to a signal with one bit. In general, it is better to correct the source design file rather than the VQM File, and then regenerate the VQM File. If the error persists, contact the EDA tool vendor support for more information.