ID:203016 Verilog Quartus Mapping File generation is disabled because the project contains source files generated by Synplify with certain feature restrictions

CAUSE: Generation of a Verilog Quartus Mapping File (.vqm) is disabled if the project contains source files generated by Synplify with certain feature restrictions.

ACTION: No action is required.