ID:20037 This version of the EDA Netlist Writer does not support System Verilog output with the simulation tool. Use the --help=format command option to see supported simulation output formats.
CAUSE: The EDA Netlist Writer simulation tool does not support System Verilog output.
ACTION: Consider an alternative simulation output format.