ID:19121 VHDL format is not supported with --pr option for EDA Netlist Writer

CAUSE: VHDL format is not supported to generate simulation files for a Partially Reconfigured design.

ACTION: To generate simulation files for a Partially Reconfigured design, switch to Verilog format.