ID:14882 The second reference clock frequency generates an illegal PFD frequency. Please change the PLL settings or the 'refclk1' frequency to rectify this issue.
CAUSE: The second reference clock frequency causes the VCO to go beyond the limit.
ACTION: Either change refclk1 to a legal value or modify the PLL settings.