ID:14878 Please enter legal values for output clock phase shifts.
CAUSE: The PLL computation code could not create a legal PLL for the specified settings.
ACTION: Change the requested PLL settings.
List of Messages | Parent topic: List of Messages |
CAUSE: The PLL computation code could not create a legal PLL for the specified settings.
ACTION: Change the requested PLL settings.