ID:18588 "<Region target>" is constrained to the <placement/routing> region <Region bounding box(es)> that is outside the chip bounds of <Chip bounding box>

CAUSE: In your design, the specified region is invalid because it does not lie on the chip.

ACTION: In the Logic Lock Regions Window, ensure the region is inside the chip bounds.