ID:178008 Illegal connection from source <name> to the reference clock input of <name> - source is not a HSSI reference clock pin or a ff-PLL counter clock output

CAUSE: The reference clock input of a transceiver PLL is driven by a source that cannot be routed to the input.

ACTION: Fix the design so that the reference clock input is driven by the correct source.