ID:12850 ATX PLL "<name>", which uses GT clock output, can connect only two GT channels in the adjacent triplet. use the Main/Above/Below clocking architecture to connect up to 6 GT channels.
CAUSE: Wrong connectivity.
ACTION: Modify design to reduce ATX PLL 16G output port fanout to two.