ID:18323 The top-level entity cannot be an Intel FPGA IP Evaluation Mode entity.

CAUSE: Top-level design file is an Intel FPGA IP Evaluation Mode entity.

ACTION: Create a wrapper of the Intel FPGA IP Evaluation Mode entity, and select the wrapper as the top-level entity.