ID:275070 Name "<name>" in design file <name> contains illegal character for VHDL
CAUSE: You created a name characters. This can cause the VHDL Design File to not compile once it is generated.
ACTION: Rename the pin or port to exclude the illegal name characters and create the HDL design file again.