ID:18096 WYSIWYG primitive "<mlab name>" and WYSIWYG primitive "<reg name>" are connected to different clock source. Port A data input must be connected to a register with same clock source.
CAUSE: Port A data input must be connected to a register with same clock source.
ACTION: Modify the design to connect portadatain to a register with same clock source.