ID:20081 Please ensure the input registers for all the used ports of DSP block WYSIWYG primitive "<atom name>" are either enabled or disabled at the same time.

CAUSE: Illegal clock enable parameter configuration of input registers for the specified DSP block WYSIWYG primitive".

ACTION: Correct the clock enable parameter by ensuring all the input registers for the used ports are either enabled or disabled at the same time.