ID:15463 WYSIWYG primitive "<name>" of "<name>" block has read-enable port that must be VCC when WYSIWYG primitive "<name>" is in M-RAM

CAUSE: The specified WYSIWYG primitive, which is in M-RAM, has a non-V_CC port for the read-enable port. However, the WYSIWYG primitive must have a read-enable port with V_CC .

ACTION: If you are using an EDA tool, contact the technical support for the EDA tool regarding this message. For further assistance contact Intel Technical Support by creating a Service Request at www.altera.com/mysupport.