ID:21119 PLL "<name>" has too many fan-outs to the clock dividers. The PLL can support up to only <number> dividers.

CAUSE: The specified PLL has too many fan-outs to the clock dividers, but can support up to only the specified number of dividers.

ACTION: Make sure that the PLL does not feed more than the specified number of clock dividers.