ID:16610 WYSIWYG RAM primitive "<name>" mix port width is not allow in "<name>" when forwarding logic is enabled

CAUSE: For the specified WYSIWYG RAM primitive, mix port width is not allowed.

ACTION: Change the design to ensure the width for Port A and Port B is the same or change the operation mode.