ID:12975 PHY Clock Buffer "<name>" is driven by multiple PLLs. Input clocks of a PHY Clock Buffer can only be driven by the same PLL.

CAUSE: Input clocks of PHY Clock Buffer are driven by multiple PLLs.

ACTION: Modify the design so that the PHY Clock Buffer is driven by the same PLL.