ID:21184 DSP block WYSIWYG primitive "<name>" clock "<name>" and clock "<name>" should not be used simultaneously

CAUSE: The specified DSP block WYSIWYG primitive has 2 clocks which drive 2 registers that cannot be used simultaneously.

ACTION: Change the clock parameter to NONE for either one of the register that should not be used in the current DSP preadder mode.