ID:15672 Port <name> of Clock Delay Control Block "<name>" must have a source

CAUSE: The specified input port of the specified Clock Delay Control Block must have a source.

ACTION: Modify the design to provide a source for the specified input port of the specified Clock Delay Control Block.