ID:18902 Clock tree synthesis failed for signal <clock> due to congestion on the clock network in region <region>

CAUSE: There are not enough clock network routing resources to route clocks to all destinations in the affected region.

ACTION: Add manual clock region constraints for logic in the affected region.