ID:176715 Fast PLL <name> drives TX channels with <number> MHz for output clock frequency, but the target device or companion device <name> can support only <number> MHz maximum output clock frequency for TX channels.
CAUSE: You have set the TX output clock frequency beyond the specified legal limit for the device.
ACTION: You must set the TX output clock frequency correctly depending on the device or device migration compiled.