Finalize Stage Reports

The Finalize stage reports describe final placement and routing operations, including:

HSLP Summary. For Intel^® Arria^® 10 designs, the Compiler converts unnecessary tiles to High-Speed or Low-Power (HSLP) tiles.
Post-route hold fix-up data. For Intel^® Stratix^® 10 designs, the Compiler reports hold violations for short paths following the Retime stage. The Fitter identifies and corrects the short paths with hold violations during the Fitter (Finalize) stage by adding routing wire along the paths.

Figure 1. Finalize Stage Reports (Intel^® Stratix^® 10 Design)