ID:10836 SystemVerilog warning at <location>: automatically converting 4-state value to 2-state by replacing X and Z with 0

CAUSE: Quartus Prime Integrated Synthesis generated the specified warning message for the specified location in a Design File.

ACTION: No action is required. To remove the warning, address the issue identified by the message text. A future version of the Quartus Prime software will provide more extensive Help for this warning message.