ID:114021 Too many unconstrained timing paths for setup analysis.

CAUSE: Too many I/O or reg-to-reg timing paths do not have setup or max timing requirements.

ACTION: Check that all input/output/bidir pins and cross-clock domain registers have setup or maximum timing assignments.