ID:176122 Input clock frequency of PLL <name> differs from input clock frequency of PLL <name>

CAUSE: The Fitter is reporting that the input clock frequency for the specified PLL differs from the input clock frequency of the other specified fast PLL.

ACTION: No action is required. If you want to merge these PLLs, modify the design so that both PLLs use the same input clock frequency.