ID:18087 Signal: <signal>

CAUSE: The clock/reset inputs for the EMIF/PHYLite systems in the same column should should be driven by identical signals.

ACTION: Ensure that for EMIF/PHYLite interfaces constrained to the same IO column use the same reset.