ID:10810 VHDL error at <location>: cannot synthesize logic for <string> because its value changes on both rising and falling clock edges

CAUSE: Quartus Prime Integrated Synthesis generated the specified error message for the specified location in a Design File.

ACTION: Fix the problem identified by the message text. A future version of the Quartus Prime software will provide more extensive Help for this error message.