ID:10077 Verilog HDL Conditional Statement error at <location>: generated if condition is not constant

CAUSE: In a Conditional Statement at the specified location in a Verilog Design File (.v), the generated if condition expression is not a constant.

ACTION: Rewrite the if expression of the Conditional Statement to be a compile-time constant function.