ID:13781 VHDL error at <location>: name "<name>" must represent signal
CAUSE: In a VHDL Design File (.vhd) at the specified location, you used the specified name. However, the name must represent a signal.
ACTION: Make sure the name represents a signal.