ID:13352 Verilog HDL error at <location>: variable index to array "<name>" is not within range

CAUSE: In a Verilog Design File (.v) at the specified location, you used a variable index to the specified array, but the variable index is not within the boundaries of the range specified for the variable.

ACTION: Increase the array size to include the whole variable value range.