ID:13104 EMIF/PHYLite systems sharing a PLL reference clock are constrained to multiple IO columns

CAUSE: Interfaces sharing a PLL reference clock must be constrained to the IO same column.

ACTION: Remove the offending assignments, or constrain the interfaces to same IO columns.