ID:12974 Input port "<name>[<number>]" of PHY Clock Buffer "<name>" can only be driven by output port "<name>[<number>]" of a PLL.

CAUSE: Input clock of PHY Clock Buffer is not driven by PLL output clock at the correct index.

ACTION: Modify the connection as suggested in the message.