Analyzing Placed Resources with the Chip Planner

Parent topic: Analyzing Placed Resources with the Chip Planner

Rearrange Timing Labels Command (View Menu)

You access this command by clicking View > Rearrange Timing Labels.

Rearranges timing labels to minimize overlap within the currently displayed view.

Parent topic: Analyzing Placed Resources with the Chip Planner

Contact Intel | Terms of Use | Trademarks | Privacy | Send Feedback

Copyright© Intel Corporation. All rights reserved. INTEL, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Intel Corporation in the U.S. and other countries.