PLL Output Clock Frequency logic option

This logic option specifies the output clock frequency of the PLL.

This option is available for the Stratix® V device family only.

Scripting Information

Keyword: pll_output_clock_frequency

Settings:<frequency> MHz