Auto Merge PLLs logic option

Allows the Compiler to automatically find and merge together two compatible phase-locked loops (PLL) driven by the same clock source, reducing the total number of PLLs used in a design.

This option is useful for decreasing the total number of PLLs in a design that did not fit into the target device during compilation. Also, by assigning this option to node-specific bases, you can prevent specific PLLs from merging. When the COMMON_RX_TX_PLL parameter is turned ON, the altlvds_tx and altlvds_rx megafunctions automatically use this option.

This option is ignored if it is applied to anything other than a node. This option is available for all Intel devices supported by the Intel® Quartus® Prime software.

Scripting Information

Keyword: auto_merge_plls

Settings: on* | off

*default